 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| DM74LS534 Octal D-Type Flip-Flop with 3-STATE Outputs March 1989 Revised March 2000 DM74LS534 Octal D-Type Flip-Flop with 3-STATE Outputs General Description The DM74LS534 is a high speed, low power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-STATE outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (OE) is common to all flip-flops. The DM74LS534 is the same as the DM74LS374 except that the outputs are inverted. Ordering Code: Order Number DM74LS534N Package Number N20A Package Description 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Logic Symbol Connection Diagram VCC = Pin 20 GND = Pin 10 Pin Descriptions Pin Name D0-D7 CP OE O0-O7 Data Inputs Clock Pulse Input (Active Rising Edge) 3-STATE Output Enable Input (Active LOW) Complementary 3-STATE Outputs Description Truth Table Inputs Dn H L X CP Outputs X OE L L H On L H Z H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance = LOW-to-HIGH Clock (CP) transistion (c) 2000 Fairchild Semiconductor Corporation DS009812 www.fairchildsemi.com DM74LS534 Functional Description The DM74LS534 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transistion. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When the OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-flops. Logic Diagram www.fairchildsemi.com 2 DM74LS534 Absolute Maximum Ratings(Note 1) Supply Voltage Input Voltage Operating Free Air Temperature Range Storage Temperature Range 7V 7V 0C to +70C -65C to +150C Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. Recommended Operating Conditions Symbol VCC VIH VIL VOH IOL TA tS (H) tS (L) tH (H) tH (L) tW (H) tW (L) Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Current LOW Level Output Current Free Air Operating Temperature Setup Time HIGH or LOW Dn to CP Hold Time HIGH or LOW Dn to CP CP Pulse Width HIGH or LOW 0 20 20 0 0 15 15 Parameter Min 4.75 2 0.8 -2.6 24 70 Nom 5 Max 5.25 Units V V V mA mA C ns ns ns Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted) Symbol VI VOH VOL Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage II IIH IIL IOZH IOZL IOS ICC Input Current @ Max Input Voltage HIGH Level Input Current LOW Level Input Current Off-State Output Current with HIGH Level Output Voltage Applied Off-State Output Current with LOW Level Output Voltage Applied Short Circuit Output Current Supply Current Conditions VCC = Min, II = -18 mA VCC = Min, IOH = Max VIL = Max VIH = Min VCC = Min, IOL = Max VIL = Max, VIH = Min IOL = 12 mA, VCC = Min VCC = Max, VI = 7V VCC = Max, VI = 2.7V VCC = Max, VI = 0.5V VCC = Max, VO = 2.4V VIH = Min, VIL = Max VCC = Max, VO = 0.4V VIH = Min, VIL = Max VCC = Max (Note 3) VCC = Max (Note 4) -20 45 2.4 3.3 0.35 0.25 0.5 0.4 0.1 20 -400 20 -20 -100 mA A A A A mA mA Min Typ (Note 2) Max -1.5 Units V V V Note 2: All typicals are at VCC = 5V, TA = 25C. Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second. Note 4: ICC is measured with the DATA inputs grounded and the OUTPUT CONTROLS at 4.5V. 3 www.fairchildsemi.com DM74LS534 Switching Characteristics VCC = +5.0V, TA = +25C Symbol fMAX tPLH tPHL tPZH tPZL tPHZ tPLZ Output Disable Time Parameter Maximum Clock Frequency Propagation Delay CP to Qn Output Enable Time RL = 2 k, CL = 45 pF Min 35 28 28 28 28 20 25 Max Units MHz ns ns ns www.fairchildsemi.com 4 DM74LS534 Octal D-Type Flip-Flop with 3-STATE Outputs Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 5 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com www.fairchildsemi.com |
Price & Availability of DM74LS534N
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |